SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
The ISO_LVL module constrains all DIG_CORE <-> DIG_ON Level/Isolation cells between these 2 domains. They use tibox to instantiate them. If No Analog support, then SOC integration team will not add in these RTC.