SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
SUPTPRT3_DW3
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| USB0 | 3100 098Ch |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED_31_5 | |||||||
| R | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED_31_5 | |||||||
| R | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED_31_5 | |||||||
| R | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED_31_5 | PROTCL_SLT_TY | ||||||
| R | R | ||||||
| 0h | 0h | ||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:5 | RESERVED_31_5 | R | 0h | Reserved |
| 4:0 | PROTCL_SLT_TY | R | 0h | Protocol Slot Type Reset Source: rst_mod_g_rst_n |