SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
Each FIFO can be serviced by the processor or DMA. The user can individually enable or disable each FIFO DMA request via the ADC_DMAENABLE_SET and ADC_DMAENABLE_CLR registers.