SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
The interrupt enable register (IER) can be programmed to enable/disable any interrupt. There are 6 types of interrupt in these modes, TX status, status FIFO interrupt, RX overrun, last byte in RX FIFO, THR interrupt and RHR interrupt and they can be enabled/disabled individually.
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| UART0 | 0280 0004h |
| UART1 | 0281 0004h |
| UART2 | 0282 0004h |
| UART3 | 0283 0004h |
| UART4 | 0284 0004h |
| UART5 | 0285 0004h |
| UART6 | 0286 0004h |
| WKUP_UART0 | 2B30 0004h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| NOT_USED2 | TX_STATUS_IT | NOT_USED1 | RX_OVERRUN_IT | RX_STOP_IT | THR_IT | RHR_IT | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| 0h | 0h | 0h | 0h | 0h | 0h | 0h | |
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:8 | RESERVED | NONE | 0h | Reserved |
| 7:6 | NOT_USED2 | R/W | 0h | Reset Source: mod_g_arstn |
| 5 | TX_STATUS_IT | R/W | 0h | 0 Disables the TX status interrupt. 1 Enables the TX status interrupt. |
| 4 | NOT_USED1 | R/W | 0h | Reset Source: mod_g_arstn |
| 3 | RX_OVERRUN_IT | R/W | 0h | 0 Disables the RX overrun interrupt. 1 Enables the RX overrun interrupt. |
| 2 | RX_STOP_IT | R/W | 0h | 0 Disables the receive stop interrupt. 1 Enables the receive stop interrupt. |
| 1 | THR_IT | R/W | 0h | 0 Disables the THR interrupt. 1 Enables the THR interrupt. |
| 0 | RHR_IT | R/W | 0h | 0 Disables the RHR interrupt. 1 Enables the RHR interrupt. |