SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
The FLC Remote Address 'n' specifies the SRAM location base address the FLC will copy slow Flash data to the SRAM. That is the SRAM is acting like a block cache for a slow device.
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| RL2_0 | 2500 0134h + formula |
| RL2_0 | 2500 1134h + formula |
| RL2_2 | 2500 2134h + formula |
| RL2_3 | 2500 3134h + formula |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RADR_MSW | |||||||
| R/W | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RADR_MSW | |||||||
| R/W | |||||||
| 0h | |||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:16 | RESERVED | NONE | 0h | Reserved |
| 15:0 | RADR_MSW | R/W | 0h | The ~iradr0 specifies the remote SRAM address for FLC data to be copied. This defines FLC0_RA address47:32] The SRAM must be large enough for the specified range. |