SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
The Track Control 0 enables the given range TRK_LO0>=TRKrange<TRK_HI0 to generate the output on trk0_active pin.
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| RL2_0 | 2500 0310h |
| RL2_0 | 2500 1310h |
| RL2_2 | 2500 2310h |
| RL2_3 | 2500 3310h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| TRK0_FENABLE | RESERVED | ||||||
| R/W | NONE | ||||||
| 0h | 0h | ||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31 | TRK0_FENABLE | R/W | 0h | The ~ifenable0 enables the TRL_LO0>=TRKrange<TRK_HI0 to assert the output pin trk0_active. if the ~ifenable0 is set to zero, the range is disabled and the output will remain low. |
| 30:0 | RESERVED | NONE | 0h | Reserved |