SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
To satisfy the various subsystems requirements, the device features multiple clock sources and clock generators:
Top-Level Clock Diagram shows the device top-level clock diagram. The clocking is divided into three domains, WKUP Domain, Top Level Domain, and Main Domain