SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
Selects Operating mode of CPU Compare block.
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| R5FSS0_COMMON0 | 05B0 0018h |
| R5FSS1_COMMON0 | 05B2 0018h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | |||||||
| R | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | |||||||
| R | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | |||||||
| R | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| POL_INV | |||||||
| R/W | |||||||
| 0h | |||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:8 | RESERVED | R | 0h | This is the Reserved field |
| 7:0 | POL_INV | R/W | 0h | This is the Polarity Inversion field Reset Source: mod_g_rst_n |