SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
The Host initiates a channel pause by setting the pause bit in the RT enable register. The paused channel can be resumed by clearing the register bit.