SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
The Interrupt Enable Clear Register holds the interrupt enable status of the FLC/RL2 status/error interrupts.
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| RL2_0 | 2500 008Ch |
| RL2_0 | 2500 108Ch |
| RL2_2 | 2500 208Ch |
| RL2_3 | 2500 308Ch |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | EN_FLC_DON | EN_FLC_WRERR | EN_FLC_RDERR | EN_WR_HIT | EN_WR_ERR | ||
| NONE | R/W1TC | R/W1TC | R/W1TC | R/W1TC | R/W1TC | ||
| 0h | 0h | 0h | 0h | 0h | 0h | ||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:5 | RESERVED | NONE | 0h | Reserved |
| 4 | EN_FLC_DON | R/W1TC | 0h | Interrupt Enable Clear for ~iflc_don status bit. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect. |
| 3 | EN_FLC_WRERR | R/W1TC | 0h | Interrupt Enable Clear for ~iflc_wrerr error bit. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect. |
| 2 | EN_FLC_RDERR | R/W1TC | 0h | Interrupt Enable Clear for ~iflc_rderr error bit. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect. |
| 1 | EN_WR_HIT | R/W1TC | 0h | Interrupt Enable Clear for ~iwr_hit error bit. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect. |
| 0 | EN_WR_ERR | R/W1TC | 0h | Interrupt Enable Clear for ~iwr_err error bit. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect. |