SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
The Interrupt Status register is read by software to determine the cause of an interrupt.
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| DMASS0_INTAGGR_0 | 4800 0010h + formula |
| 63 | 62 | 61 | 60 | 59 | 58 | 57 | 48 |
| INTR_STATUS | |||||||
| R/W1TS | |||||||
| 0h | |||||||
| 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 |
| INTR_STATUS | |||||||
| R/W1TS | |||||||
| 0h | |||||||
| 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 |
| INTR_STATUS | |||||||
| R/W1TS | |||||||
| 0h | |||||||
| 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
| INTR_STATUS | |||||||
| R/W1TS | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| INTR_STATUS | |||||||
| R/W1TS | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| INTR_STATUS | |||||||
| R/W1TS | |||||||
| 0h | |||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 63:0 | INTR_STATUS | R/W1TS | 0h | Raw state (not enabled/masked) of bits in internal interrupt status register. Writing a 1 to any bit of this register will cause the corresponding raw status bit to be set Reset Source: srst_n |