SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
As shown in Figure 6-32 the reference clock (FREF) input is used to generate the synthesized clock, but can also be used as the bypass clock for some outputs of the PLL whenever the PLL enters bypass mode. It is mandatory for the PLL clock synthesis.