SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
The R5F has a Harvard cache architrecture, which means it has an independent L1 instruction cache (32KB) and L1 data cache (32KB). The instruction cache is protected by SECDED ECC per 64 bits. The data cache is protected by SECDED ECC per 32 bits.