SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
A total of 0 destination channels are provided within the DMA for concurrent transfers from Tx per channel buffers to the various attached peripherals. Each Tx channel requires a single PSI-L thread. The Tx channels are allocated as follows: