SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
The FLC Control 'n' enables the given range FLC_LO0>=FLCrange<FLC_HI0 to be copied to the FLC_RA0 SRAM memory.
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| RL2_0 | 2500 0138h + formula |
| RL2_0 | 2500 1138h + formula |
| RL2_2 | 2500 2138h + formula |
| RL2_3 | 2500 3138h + formula |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| FENABLE | RESERVED | FCOPIED | RESERVED | ||||
| R/W | NONE | R/W | NONE | ||||
| 0h | 0h | 0h | 0h | ||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31 | FENABLE | R/W | 0h | The ~ifenable0 enables the FLC_LO0>=FLCrange<FLC_HI0 to be copied. if the ~ifenable0 is set to zero, the range is disabled and commands forwarded directly without change. |
| 30:29 | RESERVED | NONE | 0h | Reserved |
| 28 | FCOPIED | R/W | 0h | The ~ifcopied0 bit indicates the FLC range has already been copied to the ~iradr0 address so a transfer is not required. Setting this bit at the same cycle or prior to setting the ~ifenable will prevent the FLC transfer but enable the mapping. |
| 27:0 | RESERVED | NONE | 0h | Reserved |