SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
Hardware Breakpoint Address Mask Register 1 This register designates the MS 32-bits of the address qualifier mask.
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| C7X256V0_DEBUG | 0007 3400 02A4h |
| C7X256V1_DEBUG | 0007 3800 02A4h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| AMASK1 | |||||||
| R/W | |||||||
| FFFFFFFFh | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| AMASK1 | |||||||
| R/W | |||||||
| FFFFFFFFh | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| AMASK1 | |||||||
| R/W | |||||||
| FFFFFFFFh | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| AMASK1 | |||||||
| R/W | |||||||
| FFFFFFFFh | |||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:0 | AMASK1 | R/W | FFFFFFFFh | Program Address Mask [63:32] This field is used as an address qualification mask for this hardware breakpoint resource An asserted bit means the corresponding address bit is compared |