SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
The GTC is essentially comprised of a 64-bit up counter, a Gray encoder, a 64-bit multiplexer, and memory-mapped control registers. Figure 12-348 shows a high-level block diagram of the GTC.
Figure 12-348 GTC Block Diagram