SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
Peripheral Identification Register
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| PLL0 | 0068 E000h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| SCHEME | BU | MODULE | |||||
| R | R | R | |||||
| 1h | 2h | 180h | |||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| MODULE | |||||||
| R | |||||||
| 180h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| MISC | MAJOR | ||||||
| R | R | ||||||
| 2h | 0h | ||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CUSTOM | MINOR | ||||||
| R | R | ||||||
| 0h | 1h | ||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:30 | SCHEME | R | 1h | PID follows new scheme Reset Source: sys_por_arst_rst_n |
| 29:28 | BU | R | 2h | Business Unit - Processors Reset Source: sys_por_arst_rst_n |
| 27:16 | MODULE | R | 180h | Module functional identifier Reset Source: sys_por_arst_rst_n |
| 15:11 | MISC | R | 2h | Misc revision number Reset Source: sys_por_arst_rst_n |
| 10:8 | MAJOR | R | 0h | Major revision number Reset Source: sys_por_arst_rst_n |
| 7:6 | CUSTOM | R | 0h | custom revision number Reset Source: sys_por_arst_rst_n |
| 5:0 | MINOR | R | 1h | Minor revision number Reset Source: sys_por_arst_rst_n |