SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
This indicates the status of the Lock control mechanism. This lock prevents accidental writes by code under debug. When locked, write access is blocked to all registers, except the Lock Access Register. External accesses from a debugger (paddrdbg31 = 1) are not subject to the Lock Registers. This register reads as 0 when read from an external debugger (paddrdbg31 = 1).
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| C7X256V0_DEBUG | 0007 3400 3FB4h |
| C7X256V0_DEBUG | 0007 3400 AFB4h |
| C7X256V0_DEBUG | 0007 3400 BFB4h |
| C7X256V1_DEBUG | 0007 3800 3FB4h |
| C7X256V1_DEBUG | 0007 3800 AFB4h |
| C7X256V1_DEBUG | 0007 3800 BFB4h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | LOCKTYPE | LOCKGRANT | LOCKEXIST | ||||
| NONE | R | R | R | ||||
| 0h | 0h | 1h | 1h | ||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:3 | RESERVED | NONE | 0h | Reserved |
| 2 | LOCKTYPE | R | 0h | Indicates if the Lock Access Register (0xFB0) is implemented as 8-bit or 32-bit |
| 1 | LOCKGRANT | R | 1h | Returns the current status of the Lock. This bit reads as 0 when read from an external debugger (paddrdbg31 = 1) since external debugger accesses are not subject to Lock Registers. |
| 0 | LOCKEXIST | R | 1h | Indicates that a lock control mechanism exists for this device. This bit reads as 0 when read from an external debugger (paddrdbg31 = 1) since external debugger accesses are not subject to Lock Registers. |