SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
USBLEGCTLSTS
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| USB0 | 3100 0964h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| SMI_ON_BAR | SMI_ON_PCI | SMI_ON_OS | RESERVED_28_21 | ||||
| R/W1TC | R/W1TC | R/W1TC | R | ||||
| 0h | 0h | 0h | 0h | ||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED_28_21 | SMI_ON_HOST | RESERVED_19_17 | SMI_ON_EVENT | ||||
| R | R | R | R | ||||
| 0h | 0h | 0h | 0h | ||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| SMI_ON_BAR_E | SMI_ON_PCI_E | SMI_ON_OS_E | RESERVED_12_5 | ||||
| R/W | R/W | R/W | R | ||||
| 0h | 0h | 0h | 0h | ||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED_12_5 | SMI_ON_HOST_E | RESERVED_3_1 | USB_SMI_ENABLE | ||||
| R | R/W | R | R/W | ||||
| 0h | 0h | 0h | 0h | ||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31 | SMI_ON_BAR | R/W1TC | 0h | SMI_ON_BAR For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0. Reset Source: rst_mod_g_rst_n |
| 30 | SMI_ON_PCI | R/W1TC | 0h | SMI_ON_PCI COMMAND For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0. Reset Source: rst_mod_g_rst_n |
| 29 | SMI_ON_OS | R/W1TC | 0h | SMI_ON_OS OWNERSHIP CHANGE For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0. Reset Source: rst_mod_g_rst_n |
| 28:21 | RESERVED_28_21 | R | 0h | Reserved |
| 20 | SMI_ON_HOST | R | 0h | SMI_ON_HOST SYSTEM ERROR For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0. Reset Source: rst_mod_g_rst_n |
| 19:17 | RESERVED_19_17 | R | 0h | Reserved |
| 16 | SMI_ON_EVENT | R | 0h | SMI_ON_EVENT INTERRUPT For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0. Reset Source: rst_mod_g_rst_n |
| 15 | SMI_ON_BAR_E | R/W | 0h | SMI_ON_BAR ENABLE For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0. Reset Source: rst_mod_g_rst_n |
| 14 | SMI_ON_PCI_E | R/W | 0h | SMI_ON_PCI COMMAND ENABLE For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0. Reset Source: rst_mod_g_rst_n |
| 13 | SMI_ON_OS_E | R/W | 0h | SMI_ON_OS OWNERSHIP ENABLE For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0. Reset Source: rst_mod_g_rst_n |
| 12:5 | RESERVED_12_5 | R | 0h | Reserved |
| 4 | SMI_ON_HOST_E | R/W | 0h | SMI_ON_HOST SYSTEM ERROR ENABLE For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0. Reset Source: rst_mod_g_rst_n |
| 3:1 | RESERVED_3_1 | R | 0h | Reserved |
| 0 | USB_SMI_ENABLE | R/W | 0h | USB_SMI_ENABLE For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0. Reset Source: rst_mod_g_rst_n |