SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
AGGR interrupt status set Register
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| PDMA0 | 00C0 0208h |
| PDMA1 | 00C0 1208h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | TIMEOUT | PARITY | |||||
| NONE | R/WI | R/WI | |||||
| 0h | 0h | 0h | |||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:4 | RESERVED | NONE | 0h | Reserved |
| 3:2 | TIMEOUT | R/WI | 0h | interrupt status set for svbus timeout errors |
| 1:0 | PARITY | R/WI | 0h | interrupt status set for parity errors |