SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
Status bits showing the PULSAR CPU0 EVNT_BUS multi bit error counters
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| R5FSS0_COMMON0 | 05B0 100Ch |
| R5FSS1_COMMON0 | 05B2 100Ch |
| WKUP_R5FSS0_COMMON0 | 3C01 800Ch |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | EVNT_BUS6 | EVNT_BUS5 | EVNT_BUS4 | ||||
| NONE | R | R | R | ||||
| 0h | 0h | 0h | 0h | ||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| EVNT_BUS3 | EVNT_BUS2 | EVNT_BUS1 | EVNT_BUS0 | ||||
| R | R | R | R | ||||
| 0h | 0h | 0h | 0h | ||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:14 | RESERVED | NONE | 0h | Reserved |
| 13:12 | EVNT_BUS6 | R | 0h | Status bits showing the PULSAR CPU0 EVNT 6 multi bit error counter. Reset Source: mod_g_rst_n |
| 11:10 | EVNT_BUS5 | R | 0h | Status bits showing the PULSAR CPU0 EVNT 5 multi bit error counter. Reset Source: mod_g_rst_n |
| 9:8 | EVNT_BUS4 | R | 0h | Status bits showing the PULSAR CPU0 EVNT 4 multi bit error counter. Reset Source: mod_g_rst_n |
| 7:6 | EVNT_BUS3 | R | 0h | Status bits showing the PULSAR CPU0 EVNT 3 multi bit error counter. Reset Source: mod_g_rst_n |
| 5:4 | EVNT_BUS2 | R | 0h | Status bits showing the PULSAR CPU0 EVNT 2 multi bit error counter. Reset Source: mod_g_rst_n |
| 3:2 | EVNT_BUS1 | R | 0h | Status bits showing the PULSAR CPU0 EVNT 1 multi bit error counter. Reset Source: mod_g_rst_n |
| 1:0 | EVNT_BUS0 | R | 0h | Status bits showing the PULSAR CPU0 EVNT 0 multi bit error counter. Reset Source: mod_g_rst_n |