SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
This register contains config bits to enable or disable change requests added to the IP
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| R5FSS0_COMMON0 | 05B0 1000h |
| R5FSS1_COMMON0 | 05B2 1000h |
| WKUP_R5FSS0_COMMON0 | 3C01 8000h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | COMBINE_TCM_LOCKSTEP_MODE | ||||||
| NONE | R/W | ||||||
| 0h | 0h | ||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:1 | RESERVED | NONE | 0h | Reserved |
| 0 | COMBINE_TCM_LOCKSTEP_MODE | R/W | 0h | this bit disables the CR logic to combine TCM in lockstep mode Reset Source: mod_g_rst_n |