SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
The Exception Logging Interrupt Enable Set Register allows to set the interrupt enable signal.
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| MLB0 | 02F8 3848h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | ENABLE_SET | ||||||
| NONE | R/W1TS | ||||||
| 0h | 0h | ||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:1 | RESERVED | NONE | 0h | Reserved |
| 0 | ENABLE_SET | R/W1TS | 0h | Write a 1 to set the exception interrupt enable signal. Reset Source: mod_g_rst_n |