SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
The transmit bit stream format register (XFMT) configures the transmit data format.
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| MCASP0 | 02B0 00A8h |
| MCASP1 | 02B1 00A8h |
| MCASP2 | 02B2 00A8h |
| MCASP3 | 02B3 00A8h |
| MCASP4 | 02B4 00A8h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED97 | |||||||
| R | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED97 | XDATDLY | ||||||
| R | R/W | ||||||
| 0h | 0h | ||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| XRVRS | XPAD | XPBIT | |||||
| R/W | R/W | R/W | |||||
| 0h | 0h | 0h | |||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| XSSZ | XBUSEL | XROT | |||||
| R/W | R/W | R/W | |||||
| 0h | 0h | 0h | |||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:18 | RESERVED97 | R | 0h | |
| 17:16 | XDATDLY | R/W | 0h | Transmit sync bit delay. 0 0-bit delay. The first transmit data bit,
AXRn, occurs in same ACLKX cycle as the
transmit frame sync (AFSX).
1 1-bit delay. The first transmit data bit,
AXRn, occurs one ACLKX cycle after the
transmit frame sync (AFSX).
2 2-bit delay. The first transmit data bit,
AXRn, occurs two ACLKX cycles after the
transmit frame sync (AFSX).
3 Reserved. |
| 15 | XRVRS | R/W | 0h | Transmit serial bitstream order. 0 Bitstream is LSB first. No bit reversal is
performed in transmit format bit reverse
unit.
1 Bitstream is MSB first. Bit reversal is
performed in transmit format bit reverse
unit. |
| 14:13 | XPAD | R/W | 0h | Pad value for extra bits in slot not belonging to word defined by XMASK. This field only applies to bits when XMASK[n] = 0. 0 Pad extra bits with 0.
1 Pad extra bits with 1.
2 Pad extra bits with one of the bits from
the word as specified by XPBIT bits.
3 Reserved. |
| 12:8 | XPBIT | R/W | 0h | XPBIT value determines which bit [as written by the CPU or DMA to XBUF[n]] is used to pad the extra bits before shifting. This field only applies when XPAD = 2h. 0 Pad with bit 0 value.
1 Pad with bit 1 to bit 31 value from 1h to
1Fh. |
| 7:4 | XSSZ | R/W | 0h | Transmit slot size. 0 Reserved. 1 Reserved. 2 Reserved. 3 Slot size is 8 bits. 4 Reserved. 5 Slot size is 12 bits. 6 Reserved. 7 Slot size is 16 bits. 8 Reserved. 9 Slot size is 20 bits. 10 Reserved. 11 Slot size is 24 bits. 12 Reserved. 13 Slot size is 28 bits. 14 Reserved. 15 Slot size is 32 bits. |
| 3 | XBUSEL | R/W | 0h | Selects whether writes to serializer buffer XRBUF[n] originate from the configuration bus [CFG] or the data [DAT] port. 0 Writes to XRBUF[n] originate from the data
port. Writes to XRBUF[n] from the
configuration bus are ignored with no
effect to the McASP.
1 Writes to XRBUF[n] originate from the
configuration bus. Writes to XRBUF[n] from
the data port are ignored with no effect to
the McASP. |
| 2:0 | XROT | R/W | 0h | Right-rotation value for transmit rotate right format unit. 0 Rotate right by 0 (no rotation). 1 Rotate right by 4 bit positions. 2 Rotate right by 8 bit positions. 3 Rotate right by 12 bit positions. 4 Rotate right by 16 bit positions. 5 Rotate right by 20 bit positions. 6 Rotate right by 24 bit positions. 7 Rotate right by 28 bit positions. |