SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
AGGR interrupt status clear Register
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| MCAN0 | 2401 820Ch |
| MCAN1 | 2401 920Ch |
| MCAN2 | 2401 A20Ch |
| MCAN3 | 2401 B20Ch |
| MCAN4 | 2401 C20Ch |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | TIMEOUT | PARITY | |||||
| NONE | R/WD | R/WD | |||||
| 0h | 0h | 0h | |||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:4 | RESERVED | NONE | 0h | Reserved |
| 3:2 | TIMEOUT | R/WD | 0h | Interrupt Status Clear for Serial ECC Interface Timeout Errors |
| 1:0 | PARITY | R/WD | 0h | Interrupt Status Clear for Parity Errors |