SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
Read raw interrupt status. Write '1' to set interrupt bits.
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| MCAN0 | 2070 0010h |
| MCAN1 | 2071 0010h |
| MCAN2 | 2072 0010h |
| MCAN3 | 2073 0010h |
| MCAN4 | 2074 0010h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | EXT_TS_CNTR_OVFL | ||||||
| NONE | R/W1TS | ||||||
| 0h | 0h | ||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:1 | RESERVED | NONE | 0h | Reserved |
| 0 | EXT_TS_CNTR_OVFL | R/W1TS | 0h | External Timestamp Counter Overflow Interrupt Status Write 1h to set bits. Reset Source: hsrst_n |