SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
Direction Register
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| GPIO0 | 0060 0060h |
| GPIO1 | 0060 1060h |
| MCU_GPIO0 | 0420 1060h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| DIR5 | |||||||
| R/W | |||||||
| FFFFh | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| DIR5 | |||||||
| R/W | |||||||
| FFFFh | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| DIR4 | |||||||
| R/W | |||||||
| FFFFh | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DIR4 | |||||||
| R/W | |||||||
| FFFFh | |||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:16 | DIR5 | R/W | FFFFh | Direction of GPIO bank 5 bits, 0 = output, 1 = input. Reset Source: mod_g_srst_n |
| 15:0 | DIR4 | R/W | FFFFh | Direction of GPIO bank 4 bits, 0 = output, 1 = input. Reset Source: mod_g_srst_n |