SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
RegionCfg
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| FSS0 | 0FC2 0020h + formula |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | WRT_PROTECT | MAC_MODE | AES_MODE | ||||
| NONE | R/W | R/W | R/W | ||||
| 0h | 0h | 0h | 0h | ||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:5 | RESERVED | NONE | 0h | Reserved |
| 4 | WRT_PROTECT | R/W | 0h | WRT protect Reset Source: rst_modg_rst_n |
| 3:2 | MAC_MODE | R/W | 0h | MAC mode Reset Source: rst_modg_rst_n |
| 1:0 | AES_MODE | R/W | 0h | AES mode Reset Source: rst_modg_rst_n |