SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
This register contains the Addressing control bit
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| DEBUGSS_WRAP0 | 0007 0000 2700h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED1 | |||||||
| R | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED1 | |||||||
| R | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED1 | |||||||
| R | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED1 | ADDR_INC | RESERVED0 | |||||
| R | R/W | R | |||||
| 0h | 0h | 0h | |||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:5 | RESERVED1 | R | 0h | Reserved, returns 0 |
| 4 | ADDR_INC | R/W | 0h | Address Increment Enable |
| 3:0 | RESERVED0 | R | 0h | reserved, returns 0 |