SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
Interrupt mux control register
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| MCU_MCU_GPIOMUX_INTROUTER0 | 0421 0004h + formula |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | INT_ENABLE | ||||||
| NONE | R/W | ||||||
| 0h | 0h | ||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | MUX_CNTL | ||||||
| NONE | R/W | ||||||
| 0h | 0h | ||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:17 | RESERVED | NONE | 0h | Reserved |
| 16 | INT_ENABLE | R/W | 0h | interrupt output enable for interrupt N Reset Source: intr_rst_n |
| 15:5 | RESERVED | NONE | 0h | Reserved |
| 4:0 | MUX_CNTL | R/W | 0h | Mux control for interrupt N Reset Source: intr_rst_n |