SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
Fail Status Data Registers
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| C7X256V0_PBIST | 0036 01A8h |
| C7X256V1_PBIST | 0037 01A8h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| FSRDL0 | |||||||
| R | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| FSRDL0 | |||||||
| R | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| FSRDL0 | |||||||
| R | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| FSRDL0 | |||||||
| R | |||||||
| 0h | |||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:0 | FSRDL0 | R | 0h | Fail Status Data - Port 0 (FSRDL0) Reset Source: mod_g_rst_n |