SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
This register stores the most recent value of the device s queue status.
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| MMCSD0 | 0FA0 0230h |
| 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 |
| CQDQ_STS | |||||||
| R | |||||||
| 0h | |||||||
| 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 |
| CQDQ_STS | |||||||
| R | |||||||
| 0h | |||||||
| 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| CQDQ_STS | |||||||
| R | |||||||
| 0h | |||||||
| 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| CQDQ_STS | |||||||
| R | |||||||
| 0h | |||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:0 | CQDQ_STS | R | 0h | Every time the Host controller receives a queue status register [QSR] from the device, it updates this register with the response of status command, i.e. the devices queue status. Reset Source: vbus_amod_g_rst_n |