SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
This register is used for configuring the lower 32 bits of the byte address of the head of the Task 312 Descriptor List in the host memory.
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| MMCSD0 | 0FA0 0220h |
| 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 |
| CQTDLBA_LO | |||||||
| R/W | |||||||
| 0h | |||||||
| 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 |
| CQTDLBA_LO | |||||||
| R/W | |||||||
| 0h | |||||||
| 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| CQTDLBA_LO | |||||||
| R/W | |||||||
| 0h | |||||||
| 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| CQTDLBA_LO | |||||||
| R/W | |||||||
| 0h | |||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:0 | CQTDLBA_LO | R/W | 0h | Task Descriptor List Base Address [TDLBA] This register stores the LSB bits [bits 31:0] of the byte address of the head of the Task Descriptor List in system memory. The size of the task descriptor list is 32 * [Task Descrip-tor size + Transfer Descriptor size] as configured by Host driver. This address shall be set on Byte1 KByte boundary.: The lower 10 bits of this register shall be set to 0 by software and shall be ignored by CQE. Reset Source: vbus_amod_g_rst_n |