SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
This register is used to store received UHS-II RES Packet image
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| MMCSD0 | 0FA0 00A0h |
| 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| RESP_PKT_BYTE | |||||||
| R | |||||||
| 0h | |||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 7:0 | RESP_PKT_BYTE | R | 0h | Host Controller saves received UHS-II RES Packet image to this register except the response of an abort command. Reset Source: vbus_amod_g_rst_n |