SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
This register contains higher bits of SD Command Argument
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| MMCSD0 | 0FA0 000Ah |
| 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| CMD_ARG1 | |||||||
| R/W | |||||||
| 0h | |||||||
| 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| CMD_ARG1 | |||||||
| R/W | |||||||
| 0h | |||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 15:0 | CMD_ARG1 | R/W | 0h | The SD Command Argument is specified as bit39-24 of Command-Format. Reset Source: vbus_amod_g_rst_n |