SPRUJ83D December 2023 – January 2026 AM62P , AM62P-Q1
Write Bandwidth Statistics - CIR Count
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| GPU_WS_BW_LIMITER10 | 3040 922Ch |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| VAL | |||||||
| R | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| VAL | |||||||
| R | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| VAL | |||||||
| R | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| VAL | |||||||
| R | |||||||
| 0h | |||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:0 | VAL | R | 0h | The total number of statistics windows in which Write Commit Information Rate occurred. Note that if PIR is set to a lower value than CIR or if the burst offset feature is used, this will also count times that PIR is reached. Reset Source: rst_mod_g_rst_n |