SPRUJ83D December 2023 – January 2026 AM62P , AM62P-Q1
The GTC is essentially comprised of a 64-bit up counter, a Gray encoder, a 64-bit multiplexer, and memory-mapped control registers. Figure 12-412 shows a high-level block diagram of the GTC.
Figure 12-412 GTC Block Diagram