SPRUJ83D December 2023 – January 2026 AM62P , AM62P-Q1
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| DDR32SS0 | 0F30 A0E8h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | PI_CALVL_ROTATE | ||||||
| NONE | R/W | ||||||
| 0h | 0h | ||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | PI_CALVL_DISABLE_DFS | ||||||
| NONE | R/W | ||||||
| 0h | 0h | ||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | PI_CALVL_ON_SREF_EXIT | ||||||
| NONE | R/W | ||||||
| 0h | 0h | ||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | PI_CALVL_PERIODIC | ||||||
| NONE | R/W | ||||||
| 0h | 0h | ||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:25 | RESERVED | NONE | 0h | Reserved |
| 24 | PI_CALVL_ROTATE | R/W | 0h | Enables rotational CS for interval CA training. Set to 1 for rotating CS. Reset Source: ctl_amod_g_rst_n |
| 23:17 | RESERVED | NONE | 0h | Reserved |
| 16 | PI_CALVL_DISABLE_DFS | R/W | 0h | Disables automatic CA training on freq change. Set to 1 to disable CA training on dfs, Set to 0 to enable CA training . Reset Source: ctl_amod_g_rst_n |
| 15:9 | RESERVED | NONE | 0h | Reserved |
| 8 | PI_CALVL_ON_SREF_EXIT | R/W | 0h | Enables automatic CA training on a self-refresh exit. Set to 1 to enable. Reset Source: ctl_amod_g_rst_n |
| 7:1 | RESERVED | NONE | 0h | Reserved |
| 0 | PI_CALVL_PERIODIC | R/W | 0h | Enables the use of the dfi_lvl_periodic signal during CA training. Set to 1 to enable. Reset Source: ctl_amod_g_rst_n |