SPRUJ83D December 2023 – January 2026 AM62P , AM62P-Q1
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| DDR32SS0 | 0F30 C000h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | PHY_CLK_WR_BYPASS_SLAVE_DELAY_0 | ||||||
| NONE | R/W | ||||||
| 0h | 0h | ||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| PHY_CLK_WR_BYPASS_SLAVE_DELAY_0 | |||||||
| R/W | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | PHY_LP4_BOOT_PAD_DSLICE_IO_CFG_0 | ||||||
| NONE | R/W | ||||||
| 0h | 0h | ||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | PHY_LP4_BOOT_RX_PCLK_CLK_SEL_0 | ||||||
| NONE | R/W | ||||||
| 0h | 0h | ||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:27 | RESERVED | NONE | 0h | Reserved |
| 26:16 | PHY_CLK_WR_BYPASS_SLAVE_DELAY_0 | R/W | 0h | Write data clock bypass mode target delay setting for slice 0. Reset Source: ctl_amod_g_rst_n |
| 15 | RESERVED | NONE | 0h | Reserved |
| 14:8 | PHY_LP4_BOOT_PAD_DSLICE_IO_CFG_0 | R/W | 0h | Controls PCLK/PARK pin for pad for slice 0 with boot frequency. Reset Source: ctl_amod_g_rst_n |
| 7:3 | RESERVED | NONE | 0h | Reserved |
| 2:0 | PHY_LP4_BOOT_RX_PCLK_CLK_SEL_0 | R/W | 0h | RX_PCLK boot clock frequency selection for slice 0. Reset Source: ctl_amod_g_rst_n |