SPRUJ83D December 2023 – January 2026 AM62P , AM62P-Q1
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| DDR32SS0 | 0F30 C038h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0 | ||||||
| NONE | R/W | ||||||
| 0h | 0h | ||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0 | |||||||
| R/W | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | PHY_VREF_TRAIN_OBS_0 | ||||||
| NONE | R | ||||||
| 0h | 0h | ||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | PHY_VREF_INITIAL_STEPSIZE_0 | ||||||
| NONE | R/W | ||||||
| 0h | 0h | ||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:26 | RESERVED | NONE | 0h | Reserved |
| 25:16 | PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0 | R/W | 0h | Read DQS data clock bypass mode target delay setting for slice 0. Reset Source: ctl_amod_g_rst_n |
| 15 | RESERVED | NONE | 0h | Reserved |
| 14:8 | PHY_VREF_TRAIN_OBS_0 | R | 0h | Observation register for best vref value for slice 0. READ-ONLY Reset Source: ctl_amod_g_rst_n |
| 7:6 | RESERVED | NONE | 0h | Reserved |
| 5:0 | PHY_VREF_INITIAL_STEPSIZE_0 | R/W | 0h | Data slice initial VREF training step size for slice 0. Reset Source: ctl_amod_g_rst_n |