SPRUJ83D December 2023 – January 2026 AM62P , AM62P-Q1
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| WKUP_CTRL_MMR0 | 4300 C310h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| CHAIN4_CRC_FUSE_CRC | |||||||
| R | |||||||
| X | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| CHAIN4_CRC_FUSE_CRC | |||||||
| R | |||||||
| X | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| CHAIN4_CRC_FUSE_CRC | |||||||
| R | |||||||
| X | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CHAIN4_CRC_FUSE_CRC | |||||||
| R | |||||||
| X | |||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:0 | CHAIN4_CRC_FUSE_CRC | R | X | This is the factory programmed CRC value to compare against the calculated value in either Chain4_CALC or Chain4_CALC_RO. Reset Source: mod_por_rst_n |