SPRUJ83D December 2023 – January 2026 AM62P , AM62P-Q1
As shown in Figure 6-43 the reference clock (FREF) input is used to generate the synthesized clock, but can also be used as the bypass clock for some outputs of the PLL whenever the PLL enters bypass mode. It is mandatory for the PLL clock synthesis.