SPRUJ83D December 2023 – January 2026 AM62P , AM62P-Q1
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| DDR32SS0 | 0F30 C0C0h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0 | |||||||
| R | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| PHY_MEAS_DLY_STEP_VALUE_0 | |||||||
| R | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0 | ||||||
| NONE | R | ||||||
| 0h | 0h | ||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | PHY_RDDQ_SLV_DLY_ENC_OBS_0 | ||||||
| NONE | R | ||||||
| 0h | 0h | ||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:24 | PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0 | R | 0h | Observation register containing read DQS DQ rising edge adder target delay encoded value for slice 0. READ-ONLY Reset Source: ctl_amod_g_rst_n |
| 23:16 | PHY_MEAS_DLY_STEP_VALUE_0 | R | 0h | Observation register containing fraction of the cycle in 1 delay element, numerator with demominator of 512, for slice 0. READ-ONLY Reset Source: ctl_amod_g_rst_n |
| 15 | RESERVED | NONE | 0h | Reserved |
| 14:8 | PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0 | R | 0h | Observation register containing read DQS base target delay encoded value for slice 0. READ-ONLY Reset Source: ctl_amod_g_rst_n |
| 7 | RESERVED | NONE | 0h | Reserved |
| 6:0 | PHY_RDDQ_SLV_DLY_ENC_OBS_0 | R | 0h | Observation register containing read DQ target delay encoded values for slice 0. READ-ONLY Reset Source: ctl_amod_g_rst_n |