SPRUJ83D December 2023 – January 2026 AM62P , AM62P-Q1
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| DDR32SS0 | 0F30 C178h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| PHY_DQS_OE_TIMING_0 | |||||||
| R/W | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| PHY_DQ_TSEL_WR_TIMING_0 | |||||||
| R/W | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| PHY_DQ_TSEL_RD_TIMING_0 | |||||||
| R/W | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PHY_DQ_OE_TIMING_0 | |||||||
| R/W | |||||||
| 0h | |||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:24 | PHY_DQS_OE_TIMING_0 | R/W | 0h | Start/end timing values for DQS output enable signals for slice 0. Reset Source: ctl_amod_g_rst_n |
| 23:16 | PHY_DQ_TSEL_WR_TIMING_0 | R/W | 0h | Start/end timing values for DQ/DM write based termination enable and select signals for slice 0. Reset Source: ctl_amod_g_rst_n |
| 15:8 | PHY_DQ_TSEL_RD_TIMING_0 | R/W | 0h | Start/end timing values for DQ/DM read based termination enable and select signals for slice 0. Reset Source: ctl_amod_g_rst_n |
| 7:0 | PHY_DQ_OE_TIMING_0 | R/W | 0h | Start/end timing values for DQ/DM output enable signals for slice 0. Reset Source: ctl_amod_g_rst_n |