SPRUJ83D December 2023 – January 2026 AM62P , AM62P-Q1
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| DDR32SS0 | 0F30 C03Ch |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | PHY_GATE_SMPL1_SLAVE_DELAY_0 | ||||||
| NONE | R/W | ||||||
| 0h | 0h | ||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| PHY_GATE_SMPL1_SLAVE_DELAY_0 | |||||||
| R/W | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | SC_PHY_SNAP_OBS_REGS_0 | ||||||
| NONE | W | ||||||
| 0h | 0h | ||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | PHY_GATE_ERROR_DELAY_SELECT_0 | ||||||
| NONE | R/W | ||||||
| 0h | 0h | ||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:25 | RESERVED | NONE | 0h | Reserved |
| 24:16 | PHY_GATE_SMPL1_SLAVE_DELAY_0 | R/W | 0h | Number of cycles to delay the read DQS gate signal to generate gate1 signal for on-the-fly read DQS training for slice 0. Reset Source: ctl_amod_g_rst_n |
| 15:9 | RESERVED | NONE | 0h | Reserved |
| 8 | SC_PHY_SNAP_OBS_REGS_0 | W | 0h | Initiates a snapshot of the internal observation registers for slice 0. Set to 1 to trigger. WRITE-ONLY Reset Source: ctl_amod_g_rst_n |
| 7:4 | RESERVED | NONE | 0h | Reserved |
| 3:0 | PHY_GATE_ERROR_DELAY_SELECT_0 | R/W | 0h | Number of cycles to wait for the DQS gate to close before flagging an error for slice 0. Reset Source: ctl_amod_g_rst_n |