SPRUIU1C July 2020 – February 2024 DRA821U , DRA821U-Q1
Phase-Locked Loop circuits (PLLs) in the device are clock generator PLLs, which multiply the lower-frequency reference clock up to the operating frequency of the respective subsystem(s).