SPRUIU1C July 2020 – February 2024 DRA821U , DRA821U-Q1
Table 12-1757 lists the memory-mapped registers for the MCU_CPSW0_SGMII. All register offset addresses not listed in Table 12-1757 should be considered as reserved locations and the register contents should not be modified.
Note: SGMII mode is not supported on the 2-port CPSW module.
Instance | Base Address |
---|---|
MCU_CPSW0_NUSS_SGMII | 4600 0000h |
Offset | Acronym | Register Name | MCU_CPSW0_NUSS_SGMII Physical Address |
---|---|---|---|
100h | CPSW_SGMII_IDVER_REG | Identification and Version Register | 4600 0100h |
104h | CPSW_SGMII_SOFT_RESET_REG | Software Reset Register | 4600 0104h |
110h | CPSW_SGMII_CONTROL_REG | Control Register | 4600 0110h |
114h | CPSW_SGMII_STATUS_REG | Status Register | 4600 0114h |
118h | CPSW_SGMII_MR_ADV_ABILITY_REG | Advertised Ability Register | 4600 0118h |
11Ch | CPSW_SGMII_MR_NP_TX_REG | Next Page Transmit Register | 4600 011Ch |
120h | CPSW_SGMII_MR_LP_ADV_ABILITY_REG | Link Partner Advertised Ability Register | 4600 0120h |
124h | CPSW_SGMII_MR_LP_NP_RX_REG | Link Partner Next Page Received Register | 4600 0124h |
130h | CPSW_SGMII_TX_CFG_REG | CPSGMII Transmit Config Register | 4600 0130h |
134h | CPSW_SGMII_RX_CFG_REG | CPSGMII Receive Config Register | 4600 0134h |
138h | CPSW_SGMII_AUX_CFG_REG | CPSGMII Auxiliary Configuration Register | 4600 0138h |
140h | CPSW_SGMII_DIAG_CLEAR_REG | Diagnostics Clear Register | 4600 0140h |
144h | CPSW_SGMII_DIAG_CONTROL_REG | Diagnostics Control Register | 4600 0144h |
148h | CPSW_SGMII_DIAG_STATUS_REG | Diagnostics Status Register | 4600 0148h |
CPSW_SGMII_IDVER_REG is shown in Figure 12-526 and described in Table 12-976.
Return to Summary Table.
SGMII IDVER register
Note: SGMII mode is not supported on the 2-port CPSW module.
Instance | Physical Address |
---|---|
MCU_CPSW0_NUSS_SGMII | 4600 0100h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
TX_IDENT | |||||||||||||||
R-4EC2h | |||||||||||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RTL_VER | MAJOR_VER | MINOR_VER | |||||||||||||
R-2h | R-1h | R-2h | |||||||||||||
LEGEND: R = Read Only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | TX_IDENT | R | 4EC2h | Module value |
15-11 | RTL_VER | R | 2h | RTL version value |
10-8 | MAJOR_VER | R | 1h | Major version value |
7-0 | MINOR_VER | R | 2h | Minor version value |
CPSW_SGMII_SOFT_RESET_REG is shown in Figure 12-527 and described in Table 12-978.
Return to Summary Table.
SGMII Soft Reset Register
Note: SGMII mode is not supported on the 2-port CPSW module.
Instance | Physical Address |
---|---|
MCU_CPSW0_NUSS_SGMII | 4600 0104h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | |||||||
R/W-X | |||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | |||||||
R/W-X | |||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
RESERVED | |||||||
R/W-X | |||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | RT_SOFT_RESET | SOFT_RESET | |||||
R/W-X | R/W-0h | R/W-0h | |||||
LEGEND: R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-2 | RESERVED | R/W | X | |
1 | RT_SOFT_RESET | R/W | 0h | Transmit and Receive Software Reset. This bit is intended to be used when changing between loopback mode and normal mode of operation. |
0 | SOFT_RESET | R/W | 0h | Software Reset. |
CPSW_SGMII_CONTROL_REG is shown in Figure 12-528 and described in Table 12-980.
Return to Summary Table.
SGMII Control Register
Note: SGMII mode is not supported on the 2-port CPSW module.
Instance | Physical Address |
---|---|
MCU_CPSW0_NUSS_SGMII | 4600 0110h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | |||||||
R/W-X | |||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | |||||||
R/W-X | |||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
RESERVED | |||||||
R/W-X | |||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | TEST_PATTERN_EN | MASTER | LOOPBACK | MR_NP_LOADED | FAST_LINK_TIMER | MR_AN_RESTART | MR_AN_ENABLE |
R/W-X | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
LEGEND: R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-7 | RESERVED | R/W | X | |
6 | TEST_PATTERN_EN | R/W | 0h | Test Pattern Enable. |
5 | MASTER | R/W | 0h | Master Mode. |
4 | LOOPBACK | R/W | 0h | Loopback mode. |
3 | MR_NP_LOADED | R/W | 0h | Next Page Loaded. |
2 | FAST_LINK_TIMER | R/W | 0h | Fast Link Timer. |
1 | MR_AN_RESTART | R/W | 0h | Auto Negotiation Restart. |
0 | MR_AN_ENABLE | R/W | 0h | Auto Negotiation Enable. |
CPSW_SGMII_STATUS_REG is shown in Figure 12-529 and described in Table 12-982.
Return to Summary Table.
SGMII Status Register
Note: SGMII mode is not supported on the 2-port CPSW module.
Instance | Physical Address |
---|---|
MCU_CPSW0_NUSS_SGMII | 4600 0114h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | |||||||
R-X | |||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | |||||||
R-X | |||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
RESERVED | |||||||
R-X | |||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | FIB_SIG_DETECT | LOCK | MR_PAGE_RX | MR_AN_COMPLETE | AN_ERROR | LINK | |
R-X | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | |
LEGEND: R = Read Only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-6 | RESERVED | R | X | |
5 | FIB_SIG_DETECT | R | 0h | Fiber Signal Detect. |
4 | LOCK | R | 0h | Lock. |
3 | MR_PAGE_RX | R | 0h | Next Page Received. |
2 | MR_AN_COMPLETE | R | 0h | Auto negotiation complete. |
1 | AN_ERROR | R | 0h | Auto negotiation error. |
0 | LINK | R | 0h | Link indicator. |
CPSW_SGMII_MR_ADV_ABILITY_REG is shown in Figure 12-530 and described in Table 12-984.
Return to Summary Table.
SGMII MR Advertized Ability Register
Note: SGMII mode is not supported on the 2-port CPSW module.
Instance | Physical Address |
---|---|
MCU_CPSW0_NUSS_SGMII | 4600 0118h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | MR_ADV_ABILITY | ||||||||||||||||||||||||||||||
R/W-X | R/W-0h | ||||||||||||||||||||||||||||||
LEGEND: R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R/W | X | |
15-0 | MR_ADV_ABILITY | R/W | 0h | Advertised Ability. |
CPSW_SGMII_MR_NP_TX_REG is shown in Figure 12-531 and described in Table 12-986.
Return to Summary Table.
SGMII Next Pate Transmit Register
Note: SGMII mode is not supported on the 2-port CPSW module.
Instance | Physical Address |
---|---|
MCU_CPSW0_NUSS_SGMII | 4600 011Ch |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | MR_NP_TX | ||||||||||||||||||||||||||||||
R/W-X | R/W-0h | ||||||||||||||||||||||||||||||
LEGEND: R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R/W | X | |
15-0 | MR_NP_TX | R/W | 0h | Next Page Transmit. |
CPSW_SGMII_MR_LP_ADV_ABILITY_REG is shown in Figure 12-532 and described in Table 12-988.
Return to Summary Table.
SGMII Link Partner Advertized Ability Register
Note: SGMII mode is not supported on the 2-port CPSW module.
Instance | Physical Address |
---|---|
MCU_CPSW0_NUSS_SGMII | 4600 0120h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | |||||||||||||||
R-X | |||||||||||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
MR_LP_ADV_ABILITY | |||||||||||||||
R-0h | |||||||||||||||
LEGEND: R = Read Only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | X | |
15-0 | MR_LP_ADV_ABILITY | R | 0h | Link Partner Advertised Ability. |
CPSW_SGMII_MR_LP_NP_RX_REG is shown in Figure 12-533 and described in Table 12-990.
Return to Summary Table.
SGMII Link Partner Next Page Receive Register
Note: SGMII mode is not supported on the 2-port CPSW module.
Instance | Physical Address |
---|---|
MCU_CPSW0_NUSS_SGMII | 4600 0124h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | MR_LP_NP_RX | ||||||||||||||||||||||||||||||
R-X | R-0h | ||||||||||||||||||||||||||||||
LEGEND: R = Read Only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | X | |
15-0 | MR_LP_NP_RX | R | 0h | Link Partner Next Page Received. |
CPSW_SGMII_TX_CFG_REG is shown in Figure 12-534 and described in Table 12-992.
Return to Summary Table.
SGMII Transmit Configuration Register
Note: SGMII mode is not supported on the 2-port CPSW module.
Instance | Physical Address |
---|---|
MCU_CPSW0_NUSS_SGMII | 4600 0130h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
TX_CFG | |||||||||||||||||||||||||||||||
R/W-0h | |||||||||||||||||||||||||||||||
LEGEND: R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-0 | TX_CFG | R/W | 0h | Transmit configuration register output |
CPSW_SGMII_RX_CFG_REG is shown in Figure 12-535 and described in Table 12-994.
Return to Summary Table.
SGMII Receive Configuration Register
Note: SGMII mode is not supported on the 2-port CPSW module.
Instance | Physical Address |
---|---|
MCU_CPSW0_NUSS_SGMII | 4600 0134h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RX_CFG | |||||||||||||||||||||||||||||||
R/W-0h | |||||||||||||||||||||||||||||||
LEGEND: R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-0 | RX_CFG | R/W | 0h | Receive configuration register output |
CPSW_SGMII_RX_CFG_REG is shown in Figure 12-536 and described in Table 12-996.
Return to Summary Table.
SGMII Auxiliary Configuration Register
Note: SGMII mode is not supported on the 2-port CPSW module.
Instance | Physical Address |
---|---|
MCU_CPSW0_NUSS_SGMII | 4600 0138h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
AUX_CFG | |||||||||||||||||||||||||||||||
R/W-0h | |||||||||||||||||||||||||||||||
LEGEND: R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-0 | AUX_CFG | R/W | 0h | Auxiliary configuration register output |
CPSW_SGMII_DIAG_CLEAR_REG is shown in Figure 12-537 and described in Table 12-998.
Return to Summary Table.
SGMII Diagnostics Clear Register
Note: SGMII mode is not supported on the 2-port CPSW module.
Instance | Physical Address |
---|---|
MCU_CPSW0_NUSS_SGMII | 4600 0140h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | |||||||
R/W-X | |||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | |||||||
R/W-X | |||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
RESERVED | |||||||
R/W-X | |||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | DIAG_CLEAR | ||||||
R/W-X | R/W-0h | ||||||
LEGEND: R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-1 | RESERVED | R/W | X | |
0 | DIAG_CLEAR | R/W | 0h | Diagnostics Clear. |
CPSW_SGMII_DIAG_CONTROL_REG is shown in Figure 12-538 and described in Table 12-1000.
Return to Summary Table.
SGMII Diagnostics Control Register
Note: SGMII mode is not supported on the 2-port CPSW module.
Instance | Physical Address |
---|---|
MCU_CPSW0_NUSS_SGMII | 4600 0144h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | |||||||
R/W-X | |||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | |||||||
R/W-X | |||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
RESERVED | |||||||
R/W-X | |||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | DIAG_SM_SEL | RESERVED | DIAG_EDGE_SEL | ||||
R/W-X | R/W-0h | R/W-X | R/W-0h | ||||
LEGEND: R/W = Read/Write; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-7 | RESERVED | R/W | X | |
6-4 | DIAG_SM_SEL | R/W | 0h | Diagnostic Select. |
3-2 | RESERVED | R/W | X | |
1-0 | DIAG_EDGE_SEL | R/W | 0h | Diagnostis Hold Signals Edge Select |
CPSW_SGMII_DIAG_STATUS_REG is shown in Figure 12-539 and described in Table 12-1002.
Return to Summary Table.
SGMII Diagnostics Status Register
Note: SGMII mode is not supported on the 2-port CPSW module.
Instance | Physical Address |
---|---|
MCU_CPSW0_NUSS_SGMII | 4600 0148h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | DIAG_STATUS | ||||||||||||||||||||||||||||||
R-X | R-0h | ||||||||||||||||||||||||||||||
LEGEND: R = Read Only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | RESERVED | R | X | |
15-0 | DIAG_STATUS | R | 0h | Diagnostics status |