SPRUIU1C July 2020 – February 2024 DRA821U , DRA821U-Q1
To satisfy the various subsystems requirements, the device features multiple clock sources and clock generators:
Figure 5-752 shows the device top-level clock diagram. The clocking is divided into two clocking domains - WKUP/MCU, and MAIN.