SPRUIV7C May 2022 – November 2025 AM620-Q1 , AM623 , AM625 , AM625-Q1 , AM625SIP
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| DDR16SS0 | 0F30 A0CCh |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | PI_RDLVL_PATTERN_NUM | ||||||
| NONE | R/W | ||||||
| 0h | 0h | ||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | PI_RDLVL_PATTERN_START | ||||||
| NONE | R/W | ||||||
| 0h | 0h | ||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| PI_RDLVL_GATE_INTERVAL | |||||||
| R/W | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PI_RDLVL_GATE_INTERVAL | |||||||
| R/W | |||||||
| 0h | |||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:28 | RESERVED | NONE | 0h | Reserved |
| 27:24 | PI_RDLVL_PATTERN_NUM | R/W | 0h | Defines the number of pattern supported in read leveling. Reset Source: ctl_amod_g_rst_n |
| 23:20 | RESERVED | NONE | 0h | Reserved |
| 19:16 | PI_RDLVL_PATTERN_START | R/W | 0h | Defines the start pattern in read leveling. Reset Source: ctl_amod_g_rst_n |
| 15:0 | PI_RDLVL_GATE_INTERVAL | R/W | 0h | Number of long count sequences counted between automatic gate training commands. Reset Source: ctl_amod_g_rst_n |